

Fig 4-13 : Loading a new instruction






Fig 4-15 : Loading new test data


• Star architecture



- Internal scan testly
- Instruction = 101


how to design the boundary scan ??

2(b)



$$\left(\frac{3}{100}\right) \times 5 = \frac{15}{100} = 0.15$$

①



$a_0 \rightarrow 0$ 0 1
 $a_1 \rightarrow 1$ 0 0
 $a_2 \rightarrow 0$ 1 0
 $a_3 \rightarrow 1$ 0 1
 $a_4 \rightarrow 1$ 1 0
 $a_5 \rightarrow 1$ 1 1
 $a_6 \rightarrow 0$ 1 1
 $a_7 \rightarrow 0$ 0 1
 $a_8 \rightarrow 1$ 0 0

$$\begin{array}{r}
 1+x^2+x^3 \quad \left. \begin{array}{l} x \\ x \\ x \end{array} \right\} \begin{array}{l} x+x^3+x^4+x^5+x^6+\dots \\ x+x^3+x^4 \\ x^3+x^4 \\ x^3+x^5+x^6 \\ x^4+x^5+x^6 \\ x^4+x^6+x^7 \\ x^5+x^7 \\ x^5+x^7+x^8 \end{array} \\
 \hline
 \end{array}$$


$$a_0x^0 + a_1x^1 + \dots$$

$$= (0, 1, 0, 1, 1, 0, 0, 1, \dots)$$

Characteristic
Polynomial \rightarrow

$$P(x) = 1 + C_1 x^1 + C_2 x^2 + C_3 x^3$$

$$= 1 + x^2 + x^3$$



$$a_1 = 0 \quad a_2 = 1 \quad a_3 = 1$$

Initial
Polynomial \rightarrow

$$I(x) = C_1 x^1 (a_1 x^{-1}) + C_2 x^2 (a_2 x^{-2} + a_1 x^{-1}) +$$

$$C_3 x^3 (a_3 x^{-3} + a_2 x^{-2} + a_1 x^{-1})$$




$$= 0 +$$

$$x^0$$

$$+ x^0 + x^1 = x$$


$$P(\text{aliasing}) = \frac{\# \text{ of error responses escape detection after compression}}{\# \text{ of all possible error responses}}$$

$$= \frac{2^{m-n} - 1}{2^m - 1}$$



BIST - CSBL

- Centralized and Separate Board-Level BIST [Benowitz 75]




- Use only one Signature Register
- Tests repeat m times to reduce hardware cost

BIST - Example

BIST - BEST


- Built - Evaluation and Self Test [Resnick 83]



- Pseudo random testing
- Hardware overhead is low
- Test length can be long for CUT with random-pattern resistant faults.

BIST - STUMPS


- Self-Test using MISR and Parallel SRSG [Bardell 82,84]





- Multiple scan chain to reduce test time

BIST - Example

BIST - CSTP



Key  - conventional register
 - self-test path register




- Circular Self Test Path [Krasniewski 89]
- Similar to SST except that boundaries are scanned
- Not all registers are self-test path registers.

BIST - Example


BIST - CBIST

- Concurrent Built-in Self Test [Saluja 88]
- Detect test patterns from normal inputs sequence
- Once a pattern is detected, compress the response and tick the test clock.
- If waited too long, insert a test pattern from PRPG.




BIST - Weighted Pseudo Random Test

LFSR Based




Space Compression


- Use space compression to handle large output circuits.
- Use XOR gates to compress space.
- Use Error Control Coding to achieve better fault coverage.
- Example: A 16 SEC-DED code compresses 16 outputs into 5.



BIST - Space and Time Compression



Space-Time Compression



Time-Space Compression

Functional Faults


- * Cell stuck
 - * Read/write line stuck
 - * Data line stuck
 - * Driver stuck
 - * Chip-select line stuck
 - * Open in data line
 - * Short between data lines
 - * Address line stuck
 - * Open decoder
 - * Wrong access
 - * Crosstalk between data lines
 - * Open in address line
 - * Shorts between address lines
 - * Multiple access
 - * Cell can be set to 0 but not to 1 (or vice-versa)
 - * Pattern sensitive interaction between cells
-

Neighborhood Pattern Sensitive Fault

- * A Pattern Sensitive Fault (PSF) is defined as follows: The contents of a cell, or the ability to change the contents, is influenced by the contents of all other cells in the memory.
- * The PSF can be considered the most general case of the k-coupling fault.
- * The PSF model allows the neighborhood to take on any position in the memory array.
- * When the neighborhood is allowed to take on only a single position, one speaks about a Neighborhood Pattern Sensitive Fault (NPSF).

Address Decoder Fault (AF)

- * Address decoder Faults (AFs) concern faults in the address decoder.
- * Functional faults within the address decoder will result:
 1. With a certain address, no cell will be accessed.
 2. There is no address with which this cell can be accessed. A certain cell is never accessed.
 3. With a certain address, multiple cells are accessed simultaneously.
 4. A certain cell can be accessed with multiple addresses.



Relationship between Faults

SAF	* Cell stuck
SAF	* Driver stuck
SAF	* Read/write line stuck
SAF	* Chip-select line stuck
SAF	* Data line stuck
SAF	* Open in data line
CF	* Short between data lines
CF	* Crosstalk between data lines
AF*	* Address line stuck
AF	* Open in address line
AF	* Open decoder
AF	* Shorts between address lines
AF	* Wrong access
AF	* Multiple access
TF	* Cell can be set to 0 but not to 1 (or vice-versa)
NPSF	* Pattern sensitive interaction between cells

*AF:
address
decoder
fault

March X

$$\Downarrow (w_0) \Downarrow (r_0, w_1) \Downarrow (r_1, w_0) \Downarrow (r_0)$$

Faets detected:

AF, SAF, TF, CFms \rightarrow 2 cases:

$$\langle \uparrow; \downarrow \rangle \text{ and } \langle \downarrow; \uparrow \rangle$$

Proof:


① SAF:

w_0, r_0
 w_1, r_1


will detect

② TF:

$$\Downarrow (w_0) \Downarrow (r_0, w_1) \Downarrow (r_1, w_0) \Downarrow (r_0)$$





* complete n of C.Fins.
 the first change is not complete. (E.g.)




is not covered!!!

$\Downarrow (w_0) \Downarrow (r_0, w_1) \Downarrow (r_1, w_0) \Downarrow (r_0)$



③ C.Fins : must test $\langle \uparrow; \downarrow \rangle$ and $\langle \downarrow; \uparrow \rangle$



OK!



↕↕ (w0) ↕↕ (r0, w1) ↕↕ (r1, w0) ↕↕ (r0)



↕↕ (r0, w1) will detect a '1'.
 When A reads, it reads a '1'.
 But, 0 is expected.


will be detected in

↕↕ (r0, w1)

When mark to C, its value has been changed to 1

↕↕ (r0, w1) is expected.

* If a cell is never accessed



If C is never accessed, then the value of c-1 will be given for the read ⇒ the error can be immediately detected.

* case C is wrongly accessed if we

access A

Tests for Stuck-At, Transition and Coupling Faults

March alg.	Test len.	Fault coverage
MATS	4n	Some AFS, SAFS
MATS+	5n	AFS, SAFS
Marching 1/0	14n	AFS, SAFS, TFS
MATS++	6n	AFS, SAFS, TFS
March X	6n	AFS, SAFS, TFS, CFins
March C-	10n	AFS, SAFS, TFS, CFins, CFids
March A	15n	AFS, SAFS, TFS, CFins, L-CFids
March Y	8n	AFS, SAFS, CFins, TFS_l/w_CFins
March B TFS_l/w_CFids	17n	AFS, SAFS, CFins, L_CFids,

CFids


<↑; 0> <↑; 1>

<↓; 0> <↓; 1>
CFins CFids


⊗ → ⊗↑v: CFins
↑ v →
fixed value: idsC

∴ dempoted

NPSF Test Patterns



Fault type	# of test patterns
ANPSF	$(k-1) \cdot 2^k$
PNPSF	2^k
APNPSF	$k \cdot 2^k$
SNPSF	2^k



* k: The size of the neighborhood.

* ANPSF: Active Neighborhood Pattern Sensitive Fault


* PNPSF: Passive Neighborhood Pattern Sensitive Fault

* APNPSF: Active+Passive Neighborhood Pattern Sensitive Fault


* SNPSF: Static Neighborhood Pattern Sensitive Fault

$$2 \times (k-1) \cdot 2^{k-2} = (k-1) \cdot 2^{k-1}$$

Can we just replace 0 by 00...0 and 1 by 11...1?




- Assume single bit in each memory word.
- However, what can we do if memory is accessed by word?



\Downarrow (w0); \Downarrow (r0, w1); \Downarrow (r1, w0); \Downarrow (r0);

Background Data



• Note: All couple faults in different words will be detected by single background data !!!


1 0 1 0 will detect this CFus.

Yes, this fault can also be detected, if the couple cell are in different words.


• How about CFus ?

Can be detected.

• It can be proved that all stuck-at & transition faults



0101 is called background data
 1010 is called inverted background data



4

• Assume $B=4$ (4 bits/word)

$\Downarrow (w_0); \Uparrow (r_0, w_1); \Downarrow (r_1, w_0); \Downarrow (r_0)$
 $\Downarrow (w_0101); \Uparrow (r_0101, w_1010); \Downarrow (r_1010, w_0101);$
 $\Downarrow (r_0101);$


• If the carry and compare cells are in the same

word:

Case I: write dominates the coupling effect

The value specified in the write operation will be stored, so CF will have no effect.

Case II: CF dominates the write operation






This will be detected by the next read operation
 followed

Lucky Case!!!

• A single backward data detects all Cins. SA, TF favors
 for word-oriented memory.

State coupling fault (SCF)

$\langle 0;0 \rangle$, $\langle 0;1 \rangle$, $\langle 1;0 \rangle$, $\langle 1;1 \rangle$



$\langle 0; \phi \rangle$ } will never be detected!!!
 $\langle 1; 0 \rangle$

Missing
0
1

0
1
0
1

Required background data

Normal Inverse (Assume 8 bit/word)

1	00000000	11111111
2	01010101	10101010
3	00110011	11001100
4	00001111	11110000

All states of two arbitrary cells [and] in the same word will be checked.